

PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification ⁶ : H01G 4/30</p>	<p>A1</p>	<p>(11) International Publication Number: WO 99/30336 (43) International Publication Date: 17 June 1999 (17.06.99)</p>
<p>(21) International Application Number: PCT/IE98/00102 (22) International Filing Date: 8 December 1998 (08.12.98) (30) Priority Data: S970862 8 December 1997 (08.12.97) IE (71)(72) Applicant and Inventor: HERBERT, Peter, Anthony, Fry [GB/IE]; Glanville, 21 Summerhill North, Cork (IE). (74) Agents: O'CONNOR, Donal, H. et al.; Cruickshank & Co., 1 Hollis Street, Dublin 2 (IE).</p>		<p>(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DE (Utility model), DK, DK (Utility model), EE, ES, FI, GB, GE, GH, GM, HR, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).</p> <p>Published With international search report.</p>

(54) Title: A METHOD AND APPARATUS FOR THE PRODUCTION OF MULTILAYER ELECTRICAL COMPONENTS



(57) Abstract

A method and apparatus (1) for manufacturing multilayer electrical components (6) such as a multilayer ceramic capacitor. The layers are built up successively in a vacuum chamber (2) by a coating or film deposition process such as the commonly used thin film coating technology by using a spatially movable mechanical shadow mask (15). This enables the pattern to be changed from layer to layer without breaking the vacuum.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

**"A Method and Apparatus for the Production
of Multilayer Electrical Components"**

Introduction

5

The present invention relates to a method and apparatus for the production of multilayer electrical, electronic or optical components hereinafter electrical components, usually formed in layers of alternate materials or combinations of materials on a substrate layer. The method used comprises applying the layers of material in a vacuum by a deposition or coating process, usually with one layer substantially covering the previous layer and the next layer being formed with a substantially sheet-like apertured mask interposed between the previous layer and a material source for application of the next material followed by subsequent fabrication into the desired component.

15

For example, in the electronics component industry, there are a wide variety of production techniques for components of the type having interleaved conductive and dielectric elements. It is known to produce a multilayer ceramic capacitor (MCC) by screen printing a conductive ink onto one side of a dielectric tape to form a conducting overlay and hence an electrode leaf. The printed tape with this electrode leaf is then cut into sheets and selectively stacked before being compressed between platens and diced into individual chips along cut lines. The chips are then fired to drive away the volatile components and sinter the dielectric ceramic. Interconnection of the conductive elements of the chips is then provided before packaging of the component is completed.

25

While this process does produce a component with interleaved conductive and dielectric elements it presents manufacturers with a number of problems. The principal problem is the cost associated with producing such components which is high because of the number of steps involved and the difficulties in handling the materials. These costs are further increased due to the relatively poor yield of such processes and the complexity of dealing with the chemicals involved. Additionally, the thick film nature of existing processes means that the choice of fabrication materials is limited.

30

- 2 -

With the ongoing trend in electronic device development towards miniaturisation, current production processes suffer a particular problem in that there is an ongoing need to optimise the use of available circuit board real estate. Developing suitably small components is difficult with current techniques. This is particularly the case when a high performance characteristic is required, for example, the physical limitations when making capacitors. The quantity of charge which can be stored on a capacitor is limited by the area of conductive plates, the dielectric constant of the material between the plates, the inter-plate spacing and the dielectric strength of the material used. While these limitations may be readily overcome where cost is not an issue and where sufficient space on a printed circuit board is available, however, where this is not the case current techniques are not appropriate.

In the manufacture of capacitors, a thin film process for putting down both dielectric and metal layers would be highly advantageous as it would enable an increase in capacitance and a decrease in capacitor size. Many thin film coating techniques are available which cannot be used in this application to manufacture, for example, multilayer capacitors, because of the need to individually pattern each single layer of the multilayer stack. This has heretofore been done ex-situ doing each layer one at a time.

The present invention is directed towards providing a process and apparatus using conventional vacuum based film deposition or coating techniques to manufacture multilayer electrical components such as capacitors.

25

Statements of Invention

According to the invention, there is provided a method for the production of multilayer electrical components usually formed in layers of alternate materials or combinations of materials on a substrate layer comprising applying the layers of material in a vacuum chamber by a deposition or coating process usually with one layer substantially covering the previous layer and the next layer being formed with a substantially sheet-like apertured mask interposed between the previous layer and a material source for application of the next material followed by subsequent fabrication

- 3 -

into the desired component characterised in that the steps are performed of:-

moving the mask to a mask present position between a layer and the material source to interpose the mask between the material source and the layer;

5

applying the material to form the next layer;

moving the mask to a mask remote position relative to the now uppermost layer to allow formation of the next layer; and

10

maintaining the vacuum in the chamber.

The advantage of this in situ patterning during the coating/film deposition process by a spatially movable, mechanically fabricated shadow mask placed over the substrate on which the multilayer structure is being deposited, enables the area geometry or coverage of each individual film or layer to be controlled in turn without having to break the vacuum or remove the workpiece to carry out an alternative patterning process in each layer prior to deposition of the next layer.

According to the invention, there is provided a method in which the mask is alternatively moved from the mask present position to the mask remote position. This is a particularly suitable process for manufacturing a multilayer capacitor. It will be appreciated that polymer and ferro electric ceramic dielectrics can be easily applied by this process and will offer more compact designs than can be produced with more conventional dielectric material.

Ideally, in the method according to the invention, the mask is moved to assume different positions relative to the material source in the mask present position to define at least two different patterns of material layer with the mask present. In this latter method, for example, where one is producing a multilayer ceramic capacitor which is simply a monolithic block of ceramic containing two sets of offset interleaved planar electrodes that extend for two opposite surfaces of the ceramic dielectric parallelepiped so formed, a simple back and forth movement using a mask having a plurality of longitudinally arranged slits will be sufficient to provide the two end portions

- 4 -

to form the interleaving.

Ideally, the mask is moved laterally and substantially parallel to the uppermost layer. This is particularly suitable for the making of multilayer ceramic capacitors.

5

In another method according to the invention, the mask is pivoted relative to the upper layer. In this way, various different shapes can be made. Indeed, by moving the mask, all sorts of shapes can be provided and thus, for example, where the alternate layers do not have the identical pattern, it would be possible to provide different patterns on different layers which might be required for certain components.

10

According to the invention, it is envisaged that prior to applying a layer of material in the mask present position, the additional step is performed of choosing a mask from at least two masks stored in the vacuum chamber. Obviously, if different masks can be chosen, even more versatility can be provided.

15

Ideally, when the mask is not required for the next mask present application of a layer of material, the mask is stored in a remote position in the vacuum chamber.

Preferably, in the application of material to form a layer in the mask present position, the method comprises the additional steps of:-

20

stopping the application of material by the material source;

25

moving the mask relative to the material source; and

recommencing the application of material.

30

In this way, various different thicknesses of material can be applied on the one layer. Ideally, the application of at least one layer involves the application of at least two separate materials from separate material sources. Again, considerable versatility can be provided.

Further, the invention provides apparatus for the manufacture of a multilayer electrical

- 5 -

component by deposition or coating of the type comprising:-

a chamber;

5 means for maintaining the chamber under a vacuum;

a workpiece carrier;

a material applicator mounted in the chamber; and

10

a mask holder assembly having an apertured mask as part thereof:

characterised in that there is provided means for moving the mask holder assembly
from a mask present position with the apertured mask interposed between the
15 workpiece and the material applicator to a mask remote position.

By maintaining the vacuum in the chamber all the time, the whole process can be
mechanised and automated and thus greatly increase the production throughput.

20 Preferably, means are provided for moving the mask holder assembly in the mask
present position to vary the pattern of material applied to the workpiece. By allowing
the mask not just simply to be placed in one position all the time, it is possible to vary
the pattern.

25 In a still further embodiment of the invention, the mask holder assembly carries at
least two separate masks and includes means for selectively choosing the appropriate
mask for application of material. Again, this adds further versatility.

Further, the invention provides an apparatus in which a mask comprises at least two
30 separate patterns of apertures to form layers of different pattern.

Detailed Description of the Invention

The invention will be more clearly understood from the following description of some embodiments thereof given by way of example only with reference to the accompanying drawings in which:

Fig. 1 is a diagrammatic view of an apparatus for use in the invention;

Fig. 2 is a plan view of a shadow mask used in the apparatus of Fig. 1;

Figs. 3(a) to (g) are diagrammatic views of a workpiece detailing the various stages of the manufacture of a multilayer capacitor in accordance with the invention;

Fig. 4 is a flow diagram illustrating some steps in the fabrication of the multilayer capacitor in accordance with the invention;

Fig. 5 is a diagrammatic view of an alternative construction of apparatus according to the present invention; and

Fig. 6 is a plan view of an alternative construction of mask according to the invention.

For the purpose of this specification the process of the invention is described with particular reference to the production of a multilayer capacitor. It will be readily apparent to those skilled in the art that the process may equally be applied to the production of many other components where inter-leaving is required, for example in the production of transformers, inductors or other microelectronic circuits or electronic components or optical devices.

Referring to Figs. 1 to 4 inclusive and initially to Fig. 1, there is provided an apparatus 1 which comprises a vacuum deposition chamber 2 having an evacuation pump 3 and a workpiece carrier 4 incorporating a platen 5. A workpiece 6 is illustrated mounted on the platen 5. A mask holder assembly 10 is mounted within the chamber 2 and

- 7 -

mounts a mask support 11 which in turn carries an apertured planar mask 15. The mask holder assembly 10 and mask support 11 are of essentially conventional construction and can be of any suitable mechanical construction and ideally include means for moving the mask support 11 in and about any axis. A material applicator 5 20, in this embodiment, a plasma enhanced chemical vapour deposition device, is mounted in the vacuum deposition chamber 2 remote from the workpiece carrier 4. All of the components are of conventional construction and do not require any further description.

10 Referring now to Fig. 2, the mask 15 incorporates a plurality of longitudinal apertures 16 and again is of conventional construction.

Referring now to Figs. 3 and 4, the method according to the present invention for the production of multilayer electrical components is described with reference to a process for manufacturing a multilayer capacitor. Not all of the production of the 15 capacitor is described but simply the deposition of the conductor and dielectric layers so as to produce a composite sheet which then has to be cut up to produce individual units, often referred to as dices, which in turn have their electrode leaves interconnected by metalisation, connectors attached and then encapsulated in some way in plastics to produce a multilayer capacitor. 20

Referring now to Fig. 1 specifically, the workpiece 6 is loaded onto the platen 5 of the workpiece carrier 4 in step 100. The chamber 2 is then evacuated in step 101 by the evacuation pump 3. The mask holder assembly 10 is operated in step 102 to move 25 the shadow mask to an un-masked mode, namely, to a mask remote position relative to the workpiece. This is illustrated in Fig. 3(a) where dielectric is deposited, deposition being illustrated by arrows in Fig. 3 and by step 103 in Fig. 4. In step 104, the deposition of the dielectric is terminated and the dielectric layer 25 is now fully formed. The mask holder assembly 10 is then activated in step 105 to place the mask 30 15 in the correct position as shown in Fig. 3(b). In step 106, the material applicator 20 is activated to deposit a conductive layer indicated by the reference numeral 26 and in step 107 the deposition of the conductive layer is terminated and the conductive layer 26 is now ready to receive, if required, another layer of dielectric.

The various steps 102 to 107 are then repeated until sufficient layers of dielectric 25 and conductive material 26 are added so that if the steps are carried out, for example, ten times, they will produce two interleaved five leaf electrode structure. Finally, the last layer deposited must be a dielectric layer. It will be appreciated that this is achieved in the present apparatus by successfully toggling the mask 15 by the mask holder assembly 10 into a mask present and a mask remote mode of operation. It will be noted that in the manufacture of the capacitor according to the present invention that the use of the mask 15 has to be so arranged to ensure that there is adequate interconnection between the conductive layers forming one of the multi-leaf electrodes, but no interconnection between leaves belonging to different electrodes.

Thus, for example, referring again to Fig. 3 (d), there is illustrated a conductive layer 26 on top of a dielectric layer 25 and a further dielectric layer 25 between the first conductive layer 26 and the second conductive layer 26. It will be noted that the mask 15 is laterally displaced to the left in Fig. 3(d) relative to the position taken in Fig. 3(b). Fig. 3(e) shows the deposition of a further dielectric layer 25 while Fig. 3(f) shows the deposition of a still further conductive layer 26. Fig. 3(g) illustrates the deposition of dielectric material 25. When sufficient conductive and dielectric material 25 have been deposited, the resultant workpiece may be cut into dices which are then used to form a capacitor.

Referring now to Fig. 5, there is illustrated an alternative construction of apparatus indicated generally by the reference numeral 30 in which parts similar to those described with reference to the previous drawings are identified by the same reference numerals. In this embodiment of the invention, there is provided a mask storage area 31 housing two additional masks 6(a) and 6(b). In this embodiment, the mask holder assembly 10 chooses the particular mask required. It is envisaged that in certain situations, different constructions of masks may be required to provide the necessary pattern.

Referring now to Fig. 6, there is illustrated an alternative construction of apertured planar mask indicated generally by the reference numeral 40, which planar mask is effectively divided into two separate sections having apertures 41 and 42 of different sizes. Thus, two different patterns can be provided by the same mask. It will be

- 9 -

appreciated, for example, with the mask as illustrated in Fig. 2, that tilting the mask relative to the workpiece would have the same effect on the pattern as providing narrower apertures.

5 It will be appreciated that the real advantage of the present invention is the application simply of vacuum based film deposition or coating techniques to the manufacture of such components. In situ patterning during the coating or film deposition process by a spatially movable mechanical shadow mask placed over the substrate upon which the multilayer structure is being deposited enables the area geometry or coverage of each
10 individual film or layer to be controlled in turn without having to break the vacuum or remove the workpiece to carry out an alternative patterning process on each layer prior to deposition of the next layer. It enables technically powerful thin film coating technology to be applied to the manufacture of multilayer capacitors involving the usage of advanced materials not currently possible.

15 While considerable emphasis has been placed on the manufacture of capacitors, it must be appreciated that the invention is not limited to capacitors as has been mentioned throughout the specification. The reason why capacitors have been chosen for illustrative purposes is that they are one of the most commonly used
20 devices and in particular the general trends of geometry and material selection are such as to make the manufacture of multilayer capacitors having a thin dielectric layer of high dielectric constant or strength particularly advantageous with the present invention. Thus, the present invention allows the use of new high dielectric constant or strength materials in thin layers which allows the increase of capacitance without
25 corresponding component increases in thickness.

It will be appreciated that the manufacturing process according to the present invention is a relatively simple process using of the order of six main steps which in turn reduces costs. Further, since thin film coating technology is already well
30 developed, any process that utilises a well known technology is of its nature going to lead to high manufacturing yield.

The present invention obviates the need to use weak ceramic solvents and organic binders and the need for high temperature firing. Further, the elimination of high

- 10 -

temperature sintering reduces the cost of materials. Further, in accordance with the present invention, a much wider range of materials can be used allowing for increases in the efficiency of many devices. As has been mentioned above, this increase in efficiency and performance is particularly applicable to capacitors.

5

The present invention allows the manufacture of devices for many new applications including ignition systems, lasers, X-ray generation, power supplies, and indeed many other pieces of equipment.

- 10 Various constructions of vacuum deposition chambers may be used such as are commercially available, for example, from Balzers of Liechtenstein, Temescal of USA and Leybold Heraeus of Germany. Similarly, many deposition sources may be used and indeed multiple deposition sources may be used which could include, for example, electron-beam thermal evaporation, Knudsen cell, resistance heater thermal
- 15 evaporation, sputtering, Chemical Vapour Deposition, Plasma enhanced Chemical Vapour Deposition and Ion Gun techniques such as Ion Beam Sputtering and Ion Assisted Deposition. Multiple deposition sources in the vacuum chamber may also be used. For example, in the fabrication of a capacitor one source may be used for the dielectric and another source for the conductor. Similarly, it is possible to use co-
- 20 deposition from two courses to obtain a particular film composition or stoichiometry. Generally speaking, the shadow masks are of a regular solid planar material but indeed any suitable shadow mask could be used. While in the embodiment described above, there has been no particular description of the mask holder assembly, it will be appreciated that the mask holder assembly would be controlled by conventional
- 25 control methods such as computer control devices and by any form of coupling linking. Many different forms of mechanical actuators such as push-pull rods, rotating pivots and/or x-y-z- θ stepper motors could be used. Again, many forms of locating devices can be used in the vacuum chamber to ensure that the mask is correctly located relative to the workpiece. It will also be appreciated that the shadow mask
- 30 may be designed in any particular way to provide the necessary deposition pattern. It will also be appreciated that the shadow mask can be moved so that coating is prevented or interrupted over any chosen sequence of selected areas of a workpiece. This enables the patterning of the coating film or films being deposited by material from the material source onto the workpiece in situ within the chamber during the

- 11 -

process.

It is an important feature of the invention that the workpiece can thus be selectively coated with suitable material within the chamber to a desired pattern in real time in-situ within the chamber during the coating process. A further important feature is the way in which the mask may be moved both between masked and un-masked modes of operation and between a variety of different masking positions to achieve the desired pattern and that if desired different materials from the material applicator or material source may be used to coat or etch the workpiece in accordance with the position of the mask. It will be appreciated that in addition to the deposition or coating described that selective use of an etch material or etching techniques such as sputter etching may also be used to achieve the required patterning.

The present invention allows for the use of materials heretofore deemed not suitable for the manufacture of such devices. In addition to reducing costs, it allows for the use of materials whose performance characteristics enhance the operation of the final device. For example, given the limiting factors on capacitor performance imposed by the dielectric constant or strength of the material used the invention allows for the use of materials with very high dielectric constant or strength allowing an increase in device capacitance and hence in energy storage capacity. Furthermore there is a reduction in device size and an improvement in performance. The invention allows for significantly increased manufacturing parameter space which allows the device parameters relating to dielectric constant, inter-plate spacing and dielectric strength to be varied over far wider ranges than currently. This allows enhanced device customisation for applications, including ignition systems, lasers, x-ray generation, scientific research, power suppliers, electric vehicles, solar-powered equipment and medical applications e.g. cardiac defibrillation.

Thus, for example, the use of new, high dielectric strength material allows high capacitance to be obtained by reduction of inter plate spacing while maintaining acceptable breakdown voltage, V_m . Fast capacitor discharge is also possible because of the small inter-plate spacing and use of the high purity dielectric materials now possible with the invention will give low leakage currents. Improvement in manufacturing tolerances is obtained by using for process control thin film deposition

- 12 -

parameters such as physical or optical thicknesses which can be accurately monitored during deposition by a variety of techniques, such as quartz crystal monitoring, to very high accuracy. Additionally the production of ultra-high purity, high quality dielectric films which are free from pinholes and other intrinsic defects is standard in the thin film coating industries such as microelectronics and optical coating. The process is, thus, inherently high yield and obviates the requirement for complete component testing as is currently standard. For many requirements such as PCB manufacture and memory backups a high capacitance per unit volume is required. The process is thus particularly suited to this type of application and as the devices produced in accordance with the invention are solid-state devices with excellent thermal and mechanical properties they are thus good for harsh environments. The lifetimes in terms of charge-discharge cycles of capacitors produced in accordance with the invention is orders of magnitude longer than those of current multilayer capacitors.

To produce many interleaved electrode structures, the shadow mask is replicated as desired in the x-y plane (e.g. laterally across a planar workpiece) to cover the entire area of the workpiece with suitable spacing between masking elements according to designed capacitor schematic. The workpiece is then cut to leave suitably exposed conductive elements for each of the capacitors produced which are then metal interconnected, bonded and finished using conventional techniques.

For illustrative purposes one embodiment of invention comprises an electron-beam evaporation with two materials Titanium Dioxide (TiO_2) and Aluminium. The chamber 2 can be filled with a partial pressure of Oxygen during the dielectric evaporation to maintain the stoichiometry of the TiO_2 during evaporation. Deposition is carried out by alternate evaporation of the materials using the electron beam and the thickness of the evaporation is monitored using a quartz crystal monitor. Five hundred layers of 1 micrometre thick TiO_2 are deposited with interleaved Aluminium layers of 0.5 micrometre thick in the process of the invention. These layers are deposited on a suitable substrate, such as for example Silicon, with a substrate thickness of 350 micrometres.

The substrate can be patterned, by means of the shadow mask, to produce capacitors

- 13 -

of the required dimension. This would allow a maximum operational rating of 10 Volts. In this way, from a 1m^2 area of substrate, 10,000 capacitors of $76\text{ }\mu\text{F}$ can be produced with dimensions of $1\text{ cm} \times 1\text{ cm} \times 1.1\text{ mm}$. Alternatively, 1,000,000 capacitors of dimension $1\text{ mm} \times 1\text{ mm} \times 1.1\text{ mm}$ can be fabricated with a capacitance $0.76\text{ }\mu\text{F}$.

5

These capacitors can be stacked to give a capacitance of $690\text{ }\mu\text{F}$ per cm^2 which is competitive in volume terms with electrolytic capacitors and at a lower cost.

10 The voltage rating of the capacitors can be improved by producing thicker dielectric layers albeit with a corresponding decrease in the capacitance values. For example one hundred layers of $5\text{ }\mu\text{m}$ thick TiO_2 will give a maximum voltage rating of 50 Volts with a capacitance of $3.04\text{ }\mu\text{F}$ per cm^2 of fully coated substrate or $33\text{ }\mu\text{F}$ per cm^2 for stacked devices. In other embodiments high dielectric constant, high dielectric strength dielectrics can be used such as Barium or Strontium Titanate. Deposition of
15 these materials can be carried out by stoichiometric co-evaporation of Barium/Strontium and TiO_2 followed by a post-sintering of the stack to form crystalline dielectric material. In this case the interleaved metal would need to be a high melting point metal such as Palladium or Platinum. Specially formulated ceramics such as Z5U, plasma polymerised hexamethyldisilazane (pp HMDSN) and
20 hexamethyldisiloxane may also be used. For illustration, 500 layers of 1 micrometre thick ppHMDSN deposited with interleaved Aluminium layers of 0.5 micrometre thick on a 350 micrometre thick Silicon substrate will give a capacitance per cm^2 of 2.04 microFarads with a breakdown voltage V_m of approximately 60kV. These capacitors have an energy storage capacity of 25 MJ/m^3 and can be stacked to give an
25 capacitance of 18.5 microFarad per cm^2 .

It will be apparent that the process of the invention may be varied by altering the shadow mask design, layout and patterning. It will further be appreciated that a sequence of different film depositions, including but not limited to codeposition and
30 deposition of multiple (more than two) materials may be used. The relative timing of shadow mask positioning versus individual film deposition to produce film composition varying spatially in all geometrical co-ordinate directions, e.g. (x, y, z) or (θ , z), etc. producing for example, laterally (x-y plane) or vertically (z direction) graded structures may also be varied. The moveable, in-situ-coating shadow mask patterning process

- 14 -

enables capacitor mass manufacturing to access the technical and commercial advantages of the powerful thin film coating technology sector.

5 The process of the invention is significantly simplified to reduce cost. Due to the well-developed, mature and robust nature of thin film coating technology, manufacturing yield is high reducing costs and testing requirements.

10 Advantageously the use of weak ceramic tape, solvents and organic binders and the need for high temperature firing is eliminated. Furthermore the elimination of high temperature sintering allows the use of low cost metals and the use of a thin film process (layers down to nanometre thickness are possible) allows the design of high capacitance, high energy storage capacity devices by reduction of dielectric thickness parameter, an improvement in performance and a reduction in size and cost.

15 The terms "include, including, includes and included" and the terms "comprise, comprising, comprises and comprised" are used interchangeably in this specification and should be afforded the widest possible interpretation.

20 The invention is not limited to the embodiments or methods hereinbefore described but may be varied in construction and detail within the scope of the claims.

CLAIMS

1. A method for the production of multilayer electrical components usually formed in layers of alternate materials or combinations of materials on a substrate layer comprising applying the layers of material in a vacuum chamber by a deposition or coating process usually with one layer substantially covering the previous layer and the next layer being formed with a substantially sheet-like apertured mask interposed between the previous layer and a material source for application of the next material followed by subsequent fabrication into the desired component characterised in that the steps are performed of:-
- moving the mask to a mask present position between a layer and the material source to interpose the mask between the material source and the layer;
- applying the material to form the next layer;
- moving the mask to a mask remote position relative to the now uppermost layer to allow formation of the next layer; and
- maintaining the vacuum in the chamber.
2. A method as claimed in claim 1, in which the mask is alternatively moved from the mask present position to the mask remote position.
3. A method as claimed in claim 1 or 2, in which the mask is moved to assume different positions relative to the material source in the mask present position to define at least two different patterns of material layer with the mask present.
4. A method as claimed in claim 3, in which the mask is moved laterally and substantially parallel to the uppermost layer.
5. A method as claimed in claim 3 or 4, in which the mask is pivoted relative to the upper layer.

- 5 6. A method as claimed in any preceding claim, in which prior to applying a layer of material in the mask present position, the additional step is performed of choosing a mask from at least two masks stored in the vacuum chamber.
7. A method as claimed in claim 6, in which when the mask is not required for the next mask present application of a layer of material, the mask is stored in a remote position in the vacuum chamber.
- 10 8. A method as claimed in any preceding claim, in which on the application of material to form a layer in the mask present position, the method comprises the additional steps of:-
- 15 stopping the application of material by the material source;
- moving the mask relative to the material source; and
- recommencing the application of material.
- 20 9. A method as claimed in any preceding claim, in which the application of at least one layer involves the application of at least two separate materials from separate material sources.
- 25 10. Apparatus for the manufacture of a multilayer electrical component by deposition or coating of the type comprising:-
- 30 a chamber;
- means for maintaining the chamber under a vacuum;
- a workpiece carrier;
- a material applicator mounted in the chamber; and

- 17 -

a mask holder assembly having an apertured mask as part thereof:

characterised in that there is provided means for moving the mask holder
assembly from a mask present position with the apertured mask interposed
5 between the workpiece and the material applicator to a mask remote position.

11. Apparatus as claimed in claim 10 in which means are provided for moving the
mask holder assembly in the mask present position to vary the pattern of
material applied to the workpiece.

10

12. Apparatus as claimed in claim 10 or 11, in which the mask holder assembly
carries at least two separate masks and includes means for selectively
choosing the appropriate mask for application of material.

15 13. Apparatus as claimed in any of claims 10 to 12, in which a mask comprises at
least two separate patterns of apertures to form layers of different pattern.

14. An electrical component manufactured in accordance with the method as
claimed in any of claims 1 to 9.

20

15. An electrical component manufactured with the apparatus as claimed in any of
claims 10 to 13.

25 16. An electrical component as claimed in claim 14 or 15 in which the component
is a multilayer capacitor.

1/5




Fig. 1











Fig. 2

2/5



3/5



4/5




Fig. 4

5/5





Fig. 6

INTERNATIONAL SEARCH REPORT

Int'l Application No

PCT/IE 98/00102

A. CLASSIFICATION OF SUBJECT MATTER

IPC 6 H01G4/30

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H01G C23C H01L H05K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 147 696 A (GEN ELECTRIC) 10 July 1985 see page 6, line 27 - line 34 see page 8, line 21 - page 9, line 27 see figures 2-4, 13	1-5, 8-11, 13-16
Y	---	6, 7, 12
Y	DE 29 03 292 A (SIEMENS AG) 7 August 1980 see page 3, line 14 - page 4, line 5 see page 4, line 30 - page 5, line 6 see page 6, line 7 - line 18 see figure 1 -----	6, 7, 12



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

5 March 1999

Date of mailing of the international search report

12/03/1999

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Goossens, A

BEST AVAILABLE COPY

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/IE 98/00102

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0147696 A	10-07-1985	BR 8406885 A	29-10-1985
		JP 7082961 B	06-09-1995
		JP 63072107 A	01-04-1988
		JP 7082962 B	06-09-1995
		JP 63072108 A	01-04-1988
		JP 1482591 C	27-02-1989
		JP 60153113 A	12-08-1985
		JP 63031929 B	27-06-1988
		US 4842893 A	27-06-1989
		US 5018048 A	21-05-1991
		US 5097800 A	24-03-1992
		US 5032461 A	16-07-1991
		US 5125138 A	30-06-1992
		BR 8502606 A	04-02-1986
DE 2903292 A	07-08-1980	NONE	